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Motivation
Increasing need for embedded memories in
VLSI SoCs and ASICs
Many systems require only short retention
times
Skip refresh cycles
Compromise retention time for higher
storage density
SoC Consumer Portable
Design Complexity
Trends [ITRS’09].
Major options for embedded memories
SRAM Large storage cell
eDRAM
Special technologies (expensive)
Multilevel DRAM
Gain cell Small and logic-compatible
Multilevel gain cell High storage density for SoCs requiring
short retention times
[ITRS’09] “International Technology Roadmap for Semiconductors,” 2009 Edition, http://www.itrs.net
Previously reported single-bit gain cells
Coupling capacitor between storage node (SN) and read word line (RWL)
SN boost =⇒ faster read operation
Storage transistor (ST) and read transistor (RT) in one device
Leakage through unselected cells =⇒ limited number of words per read
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Multilevel Gain Cell Design
Requirements for multilevel gain cell
Ease multilevel sensing =⇒ no SN boost
Must distinguish small differences in sensing current =⇒ separate RT
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Best gain cell topology for multilevel storage.
WT High-Vth Minimum subthreshold leakage
RT
High-Vth Maximum number of words per RBL
Low-Vth Fast read access
ST Low-Vth Large useful SN storage range
Write word line (WWL) overdrive and reliability concerns lower bound the SN
voltage range
Multilevel Write and Read Operations
Level generation
Charge sharing between bit line segments
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Folded bitline architecture.
Multilevel sensing
Successive approximation
algorithm
Unbalancing the sense
amplifier: activate current
path through the gain cell
being read and the reference
gain cell
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Sensing scheme.
Storage and Reference Level Allocation
Allocation optimization algorithm
All storage levels reach their upper/lower
bound after the same time under the
respective worst-case leakage conditions
In 90-nm CMOS, the leakage
mechanisms discharging the SN (GIDL
current of the WT and gate tunneling of
the ST) dominate over the leakage
mechanisms charging the SN
(subthreshold conduction of the WT
under worst-case WBL state)
Retention time boost of 148% from 31 µs
to 77 µs (@ 85 ◦C, 2 bits per cell)
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Conventional and proposed storage and reference level allocation.
Conclusion
The approach of storing many bits per cell has been applied to gain cells
A fully logic-compatible gain-cell-based 2-bit-per-cell DRAM with
simple level generation technique and non-destructive multilevel
sensing scheme has been presented
The proposed storage and reference level allocation algorithm can
increase the retention time by 148%
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